ANALYSIS OF DEFECT MAPS OF LARGE AREA VLSI IC's
نویسندگان
چکیده
Defect maps of 57 wafers containing large area VLSI ICs were analyzed in order to find a good match between the empirical distribution of defects and a theoretical model. Our main result is that the commonly employed models, most notably, the large area clustering negative binomial distribution, do not provide a sufficiently good match for these large area ICs. Even the recently proposed medium size clustering model, although closer to the empirical distribution than other known distributions, is not good enough. To obtain a good match, either a combination of two theoretical distributions or a "censoring" procedure (i.e., ignoring the worst chips) is necessary.
منابع مشابه
Spice Compatible Model for Multiple Coupled Nonuniform Transmission Lines Application in Transient Analysis of VLSI Circuits
An SPICE compatible model for multiple coupled nonuniform lossless transmission lines (TL's) is presented. The method of the modeling is based on the steplines approximation of the nonuniform TLs and quasi-TEM assumptions. Using steplines approximation the system of coupled nonuniform TLs is subdivided into arbitrary large number of coupled uniform lines (steplines) with different characteristi...
متن کاملTransactions on Semiconductor Manufacturing , May 1995 - An Interactive VLSI CAD Tool for Yield Estimation
The yield of a VLSI chip depends, among other factors, on the sensitivity of the chip to defects occurring during the fabrication process. To predict this sensitivity, one usually needs to compute the so-called critical area (A c) which reeects how many and how large the defects must be in order to result in a circuit failure. The main computational problem in yield estimation is to calculate A...
متن کاملDefect Tolerance in VLSI Circuits: Techniques and Yield Analysis
Current very-large-scale-integration (VLSI) technology allows the manufacture of large-area integrated circuits with submicrometer feature sizes, enabling designs with several millions of devices. However, imperfections in the fabrication process result in yield-reducing manufacturing defects, whose severity grows proportionally with the size and density of the chip. Consequently, the developme...
متن کاملCache Memory Organization to Enhance the Yield of High-Performance VLSI Processors
High-performance VLSI processors make extensive use of on-chip cache memories to sustain the memory bandwidth demands of the CPU. As the amount of chip area devoted to on-chip caches increases, we can expect a substantial portion of the defects/faults to occur in the cache portion of a VLSI processor chip. considerably. This paper studies the tolerance of defects/faults in cache memories. We ar...
متن کاملOn the Yield of VLSI Processors with on-chip CPU Cache
ÐYield enhancement through the acceptance of partially good chips is a well-known technique [1], [2], [3]. In this paper, we derive a yield model for singlechip VLSI processors with partially good on-chip cache. Also, we investigate how the yield enhancement of VLSI processors with on-chip CPU cache relates with the number of acceptable faulty cache blocks, the percentage of the cache area with...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2004